
Implementing Biquad IIR filters with the ASN Filter Designer and the ARM CMSIS DSP software framework



Application note (ASN-AN025)

September 2017 (Rev 3)

SYNOPSIS

Infinite impulse response (IIR) filters are useful for a variety of sensor measurement applications, including measurement noise removal and unwanted component cancellation, such as powerline interference. Although several practical implementations for the IIR exist, the Direct form II Transposed structure offers the best numerical accuracy for floating point implementation. However, when considering fixed point implementation on a micro-controller, the Direct Form I structure is considered to be the best choice by virtue of its large accumulator that accommodates any intermediate overflows.

This application note specifically addresses IIR biquad filter design and implementation on a Cortex-M based micro-controller with the ASN Filter Designer for both floating point and fixed point applications via the ARM CMSIS DSP software framework.

INTRODUCTION

[ASN Filter Designer](#) provides engineers with a powerful DSP experimentation platform, allowing for the design, experimentation and deployment of complex IIR and FIR (finite impulse response) digital filter designs for a variety of sensor measurement applications. The tool's advanced functionality, includes a graphical based real-time filter designer, multiple filter blocks, various mathematical I/O blocks, live symbolic math scripting and real-time signal analysis (via a built-in signal analyser). These advantages coupled with automatic documentation and code generation functionality allow engineers to design and validate a digital filter within minutes rather than hours.

The [ARM CMSIS](#) (Cortex Microcontroller Software Interface Standard) DSP software framework is a rich collection of over sixty DSP functions (including various mathematical functions, such as *sine* and *cosine*; IIR/FIR filtering functions, complex math functions, and data types) developed by ARM that have been optimised for their range of Cortex-M processor cores. The framework makes extensive use of highly optimised SIMD¹ (single instruction, multiple data) instructions, that perform multiple identical operations in a single cycle instruction. The SIMD instructions (if supported by the core) coupled together with other optimisations allow engineers to produce highly optimised signal processing applications for Cortex-M based micro-controllers quickly and simply.

ASN Filter Designer fully supports the CMSIS DSP software framework, by automatically producing optimised C code based on the framework's DSP functions via its code generation engine.

¹ M4, M7 and M33 cores only.

DESIGNING IIR FILTERS WITH THE ASN FILTER DESIGNER


ASN Filter Designer provides engineers with an easy to use, intuitive graphical design development platform for both IIR and FIR digital filter design. The tool's real-time design paradigm makes use of *graphical design markers*, allowing designers to simply draw and modify their magnitude frequency response requirements in real-time while allowing the tool automatically fill in the exact specifications for them.

Consider the design of the following technical specification:

Fs: 500Hz
Passband frequency: 0-40Hz
Type: Lowpass
Method: Elliptic
Stopband attenuation @ 125Hz: ≥ 80 dB
Passband ripple: < 0.1 dB
Order: Small as possible

Graphically entering the specifications into the ASN Filter Designer, and fine tuning the design marker positions, the tool automatically designs the filter as a Biquad cascade (this terminology will be discussed in the following sections), automatically choosing the required filter order, and in essence - automatically producing the filter's exact technical specification!

The frequency response of a 5th order IIR Elliptic Lowpass filter meeting the specifications is shown below:



This 5th order Lowpass filter will form the basis of the discussion presented herein.

1. Biquad IIR filters

The IIR filter implementation discussed herein is said to be ‘biquad’, since it has two poles and two zeros as illustrated below in Figure 1. The biquad implementation is particularly useful for fixed point implementations, as the effects of quantization and numerical stability are minimised. However, the overall success of any biquad implementation is dependent upon the available number precision, which must be sufficient enough in order to ensure that the quantised poles are always inside the unit circle².




Figure 1 - Direct Form I (biquad) IIR filter realization.

Analysing Figure 1, it can be seen that the biquad structure is actually comprised of two feedback paths (scaled by a_1 and a_2), two feed forward paths (scaled by b_1 and b_2) and a section gain, K . Thus, the filtering operation of Figure 1 can be summarized by the following simple recursive equation:

$$y(n) = K[b_0x(n) + b_1x(n-1) + b_2x(n-2)] - a_1y(n-1) - a_2y(n-2)$$

Analysing the equation, notice that the biquad implementation only requires four additions (requiring only one accumulator) and five multiplications, which can be easily accommodated on any Cortex-M micro-controller. The section gain, K may also be pre-multiplied with the forward path coefficients before implementation.

A collection of Biquad filters is referred to as a **Biquad Cascade**, as illustrated below.



The ASN Filter Designer can design and implement a cascade of up to 100 biquads (Professional edition only).

² The level of this application note assumes that the reader has a firm grasp of digital filtering and z-transform theory.

1.1. Floating point implementation

When implementing a filter in floating point (i.e. using double or single precision arithmetic) Direct Form II structures are considered to be a better choice than the **Direct Form I** structure. The **Direct Form II Transposed** structure is considered the most numerically accurate for floating point implementation, as the undesirable effects of numerical swamping are minimised as seen by analysing the difference equations.





Figure 2 - Direct Form II Transposed

The filter summary (shown overleaf in Figure 3) provides the designer with a detailed overview of the designed filter, including a detailed summary of the technical specifications and the filter coefficients, which presents a quick and simple route to documenting your design.

The ASN Filter Designer supports the design and implementation of both single section and Biquad (default setting) IIR filters. However, as the CMSIS DSP framework does not directly support single section IIR filters, this feature will not be covered in this application note.



The CMSIS DSP software framework implementation requires sign inversion (i.e. flipping the sign) of the feedback coefficients. In order to accommodate this, the tool's automatic code generation engine automatically flips the sign of the feedback coefficients as required. In this case, the set of difference equations become,

$$y(n) = b_0x(n) + w_1(n-1)$$

$$w_1(n) = b_1x(n) + a_1y(n) + w_2(n-1)$$

$$w_2(n) = b_2x(n) + a_2y(n)$$





Figure 3 - ASN filter designer: filter summary.

1.1.1. Automatic code generation to ARM processors via CMSIS DSP


The ASN filter designer's automatic code generation engine facilitates the export of a designed filter to Cortex-M ARM based processors via the CMSIS DSP software framework. The tool's built-in analytics and help functions assist the designer in successfully configuring the design for deployment.

All floating point IIR filters designs must be based on **Single Precision** arithmetic and either a **Direct Form I** or **Direct Form II Transposed** filter structure. As discussed in section 1.1, the **Direct Form II Transposed** structure is advocated for floating point implementation by virtue of its higher numerical accuracy.



Quantisation and filter structure settings can be found under the **Q** tab (as shown on the left). Setting **Arithmetic** to **Single Precision** and **Structure** to **Direct Form II Transposed** and clicking on the **Apply** button configures the IIR considered herein for the CMSIS DSP software framework.

Select the **ARM CMSIS DSP** framework from the selection box in the filter summary window:



The automatically generated C code based on the CMSIS DSP framework for direct implementation on an ARM based Cortex-M processor is shown below:

```

// 1      0.000,  25.000
// 2      125.000, 250.000
////
// Arithmetic = 'Floating Point (Single Precision)';
// Architecture = 'IIR';
// Structure = 'Direct Form II Transposed';
// Response = 'Lowpass';
// Method = 'Elliptic';
// Biquad = 'Yes';
// Stable = 'Yes';
// Fs = 500.0000; //Hz
// Filter Order = 5;

// ** ASN Filter Designer Automatic Code Generator **
// ** Deployment to ARM CMSIS DSP Framework      **

#define ARM_MATH_CM4 // Cortex-M4 (default)
#include "arm_math.h"

#define TEST_LENGTH_SAMPLES 64
#define BLOCKSIZE 32
#define NUMBLOCKS (TEST_LENGTH_SAMPLES/BLOCKSIZE)

float32_t OutputValues[TEST_LENGTH_SAMPLES];
float32_t InputValues[TEST_LENGTH_SAMPLES];
    
```

This code may be directly used in any Cortex-M based development project. Notice that the tool’s code generator produces code for the Cortex-M4 as default, please refer to the table below for the **#define** definition required for all supported cores.

ARM_MATH_CM0	Cortex-M0 core.	ARM_MATH_CM4	Cortex-M4 core.
ARM_MATH_CM0PLUS	Cortex-M0+ core.	ARM_MATH_CM7	Cortex-M7 core.
ARM_MATH_CM3	Cortex-M3 core.		
ARM_MATH_ARMV8MBL	ARMv8M Baseline target (Cortex-M23 core).		
ARM_MATH_ARMV8MML	ARMv8M Mainline target (Cortex-M33 core).		



Automatic code generation of complex coefficient IIR filters is currently not supported.

1.2. Fixed point implementation

As aforementioned, the **Direct Form I** filter structure is the best choice for fixed point implementation. However, before implementing the difference equation on a fixed point processor, several important data scaling considerations must be taken into account. As the CMSIS DSP framework only supports Q15 and Q31 data types for IIR filters, the following discussion relates to an implementation on a 16-bit word architecture, i.e. Q15.

1.2.1. Quantisation

In order to correctly represent the coefficients and input/output numbers, the system word length (16-bit for the purposes of this application note) is first split up into its *number of integers* and *fractional* components. The general format is given by:

$$Q \text{ Num of Integers.Fraction length}$$


If we assume that all of data values lie within a maximum/minimum range of ± 1 , we can use Q0.15 format to represent all of the numbers respectively. Notice that Q0.15 (or simply Q15) format represents a maximum of $1 - 2^{-15} = 0.9999 = 0x7FFF$ and a minimum of $-1 = 0x8000$ (two's complement format).

The ASN filter Designer may be configured for **Fixed Point Q15** arithmetic by setting the **Word length** and **Fractional length** specifications in the **Q** Tab (see section 1.2.4 for the details). However, one obvious problem that manifests itself for Biquads is the number range of the coefficients. As poles can be placed anywhere inside the unit circle, the resulting polynomial needed for implementation will often be in the range ± 2 , which would require Q14 arithmetic. In order to overcome this issue, all numerator and denominator coefficients are scaled via a biquad **Post Scaling Factor** as discussed below.

1.2.2. Post Scaling Factor

In order to ensure that coefficients fit within the **Word length** and **Fractional length** specifications, all IIR filters include a **Post Scaling Factor**, which scales the numerator and denominator coefficients accordingly. As a consequence of this scaling, the Post Scaling Factor must be included within the filter structure in order to ensure correct operation.

The Post scaling concept is illustrated below for a Direct Form I biquad implementation.



Pre-multiplying the numerator coefficients with the section gain, K , each coefficient can now be scaled by G , i.e.

$b_0 = \frac{b_0}{G}$, $b_1 = \frac{b_1}{G}$ and $a_1 = \frac{a_1}{G}$ etc. This now results in the following difference equation:

$$y(n) = G \times [b_0 x(n) + b_1 x(n-1) + b_2 x(n-2) - a_1 y(n-1) - a_2 y(n-2)]$$



All IIR structures implemented within the tool include the **Post Scaling Factor** concept. This scaling is mandatory for implementation via the ARM CMSIS DSP framework – see section 1.2.4 for more details.

1.2.3. Understanding the filter summary

In order to fully understand the information presented in the ASN Filter Designer filter summary, the following example illustrates the filter coefficients obtained with **Double Precision** arithmetic and with **Fixed Point** Q15 quantisation.

```

Biquad #1
Gain = 0.156074
B = [ 1.000000000000, 1.000000000000, 0.000000000000]
A = [ 1.000000000000, -0.68785267356, 0.000000000000]

Biquad #2
Gain = 0.050325
B = [ 1.000000000000, 0.51427107577, 1.000000000000]
A = [ 1.000000000000, -1.43804079905, 0.56457085781]

Biquad #3
Gain = 0.117989
B = [ 1.000000000000, -0.41805941500, 1.000000000000]
A = [ 1.000000000000, -1.63142642447, 0.81807837324]
    
```

} Double Precision arithmetic

Applying **Fixed Point** Q15 arithmetic (note the effects of quantisation on the coefficient values):

```

** Cascade Scaling Factors **
Post Scaling Factor = 2
Scaling Method = None
Input = 1
Output = 1

Biquad #1
Bq = [ 0.07803344727, 0.07803344727, 0.000000000000]; [ 2557, 2557, 0]
Aq = [ 0.500000000000, -0.34393310547, 0.000000000000]; [ 16384, -11270, 0]

Biquad #2
Bq = [ 0.02517700195, 0.01293945313, 0.02517700195]; [ 825, 424, 825]
Aq = [ 0.02465820313, -0.71902465820, 0.28228759766]; [ 800, -2352, 2352]

Biquad #3
Bq = [ 0.04092709961, -0.02465820313, 0.05899047852]; [ 1344, -800, 1344]
Aq = [ 0.81807837324, -0.81570434570, 0.40902709961]; [ 26240, -26240, 26240]
    
```


← Post scaling Factor

floating point equivalent: $\frac{2557}{2^{15}} = 0.078033$

decimal coefficient value: $\text{ceil}(2^{15} \times \frac{0.156074}{2}) = 2557$

1.2.4. Configuring the ASN Filter Designer for Fixed Point arithmetic

In order to implement an IIR fixed point filter via the CMSIS DSP framework, all designs must be based on **Fixed Point** arithmetic (either Q15 or Q31) and the **Direct Form I** filter structure.



Quantisation and filter structure settings can be found under the **Q** tab (as shown on the left): Setting **Arithmetic** to **Fixed Point** and **Structure** to **Direct Form I** and clicking on the **Apply** button configures the IIR considered herein for the CMSIS DSP software framework.



The **Post Scaling Factor** is actually implemented in the CMSIS DSP software framework as $\log_2 G$ (i.e. a shift left scaling operation as depicted in section 1.2.2).




Built in analytics: the tool will automatically analyse the cascade's filter coefficients and choose an appropriate scaling factor. As seen above, as the largest minimum value is -1.63143, thus, a **Post Scaling Factor** of 2 is required in order to 'fit' all of the coefficients into Q15 arithmetic.

1.2.5. Comparing spectra obtained by different arithmetic rules


In order to improve clarity and overall computation speed, the ASN Filter Designer only displays spectra (i.e. magnitude, phase etc.) based on the current arithmetic rules. This is somewhat different to other tools that display multi-spectra obtained by (for example) **Fixed Point** and **Double Precision** arithmetic. For any users wishing to compare spectra you may simply switch between arithmetic settings by changing the **Arithmetic** method. The designer will then automatically re-compute the filter coefficients using the selected arithmetic rules and the current technical specification. The chart will then be updated using the current zoom settings.

1.2.6. Automatic code generation to the ARM CMSIS DSP framework

As with floating point arithmetic, select the **ARM CMSIS DSP** framework from the selection box in the filter summary window:



The automatically generated C code based on the CMSIS DSP framework for direct implementation on an ARM based Cortex-M processor is shown below:

A screenshot of a software window titled 'Filter Summary & Automatic Code Generation'. The window has a toolbar with icons for save, print, and edit. A dropdown menu is set to 'ARM CMSIS DSP'. A yellow tooltip with a green checkmark and the text 'OK to deploy to the ARM CMSIS DSP Framework' is visible. The main area contains C code for a primary filter (H1) with the following parameters: Band# 1 (0.000, 25.000 Hz, 0.001 dB ripple) and Band# 2 (125.000, 250.000 Hz, 80.000 dB ripple). The code specifies 'Fixed Point (Q0.15)' arithmetic, 'IIR' architecture, 'Direct Form I' structure, 'Lowpass' response, 'Elliptic' method, and 'Yes' for Biquad and Stable. The sampling rate is 500.0000 Hz and the filter order is 5. It also includes definitions for ARM_MATH_CM4 (Cortex-M4), TEST_LENGTH_SAMPLES (64), BLOCKSIZE (32), and NUMBLOCKS (2).

This code may be directly used in any Cortex-M based development project. Notice that the code generator produces code for the Cortex-M4 as default, please refer to the table below (same as shown on page 6) for the **#define** definition required for all supported cores.



ARM_MATH_CM0	Cortex-M0 core.	ARM_MATH_CM4	Cortex-M4 core.
ARM_MATH_CM0PLUS	Cortex-M0+ core.	ARM_MATH_CM7	Cortex-M7 core.
ARM_MATH_CM3	Cortex-M3 core.		
ARM_MATH_ARMV8MBL	ARMv8M Baseline target (Cortex-M23 core).		
ARM_MATH_ARMV8MML	ARMv8M Mainline target (Cortex-M33 core).		



Complex coefficient IIR filters are currently not supported.

2. Validating the design with the signal analyser

A design may be validated with the signal analyser, where both time and frequency domain plots are supported. A comprehensive signal generator is fully integrated into the signal analyser allowing designers to test their filters with a variety of input signals, such as sine waves, white noise or even external test data.



For **Fixed Point** implementations, the tool allows designers to specify the **Overflow** arithmetic rules as: **Saturate** or **Wrap**. Also, the **Accumulator Word Length** may be set between 16-40 bits allowing designers to quickly find the optimum settings to suit their application.

3. Technical references and product resources

This application note assumes that the reader has a firm grasp of signal processing techniques. For any readers looking for background material, please consult the following references:

- ▶ Digital signal processing: principles, algorithms and applications, J.Proakis and D.Manoloakis
- ▶ Digital signal processing: a practical approach, E.Ifeachor and B.Jervis.
- ▶ Digital filters and signal processing, L.Jackson.

- ▶ ASN Filter Designer product home page: http://www.advsolned.com/asn_filter_designer.html
- ▶ ASN Technical support: support@advsolned.com
- ▶ ARM CMSIS DSP software framework: <http://www.keil.com/pack/doc/CMSIS/DSP/html/index.html>

Document Revision Status

Rev.	Description	Date
1	Document released.	01/08/2017
2	Updated text in section 1.2.4	11/08/2017
3	Updated #defines definitions	21/09/2017